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Abstract
The Networks-on-Chip (NoCs) paradigm is emerging as
a solution for the communication of SoCs. Many NoC archi-
tecture propositions are presented but few works on testing
these network architectures.
To test the SoCs, the main challenge is to reach into the
embedded cores (i.e, the IPs). In this case, the DFT tech-
niques that integrate test architectures into the SoCs to ease
the test of these SoCs are really favoured. In this paper, we
present a new methodology for testing NoC architectures.
A modular, generic, scalable and conﬁgurable DFT archi-
tecture is developed in order to ease the test of NoC archi-
tectures. The target of this test architecture is asynchronous
NoC architectures that are implemented in GALS systems.
The proposed architecture is therefore named ANoC-TEST
and is implemented in QDI asynchronous circuits. In ad-
dition, this architecture can be used to test the computing
resources of the networked SoCs. Some initial results and
conclusions are also given.
1. Introduction
A global shared-bus cannot meet the needs of communi-
cation on a System-on-Chip (SoC) because long-wire loads,
resistances and shared bandwidth result in slow signal prop-
agation. An alternative solution, the bus hierarchical archi-
tecture, presented by [1], becomes a provisional solution but
still faces many constraints in on-chip interconnections.
Network-on-Chip (NoC) paradigm is emerging as a
promised solution for the communication of SoCs with nu-
merous advantages in comparison with bus-based SoC ar-
chitectures: good efﬁciency, high scalability and versatility,
as well as high bandwidth communication [2–4].
With this innovation, NoC-based SoCs integrate more
and more Intellectual Property (IP) blocks into a single chip.
This gives many challenges to designers and also makes the
test of SoCs more difﬁcult. In addition, the IPs are hierar-
chically embedded into the IPs, and the systems are divided
into many parts with different clocks and design technolo-
gies.
To test a common core-based SoC, the challenge is to
access to the embedded cores. A general architecture to
test the embedded cores in core-based SoCs has been ﬁrst
proposed in [5]. In this architecture, the embedded cores
are covered by wrappers that with test access mechanisms
(TAMs) improve the controllability and the observability
of the embedded cores. In order to make this design-for-
test (DFT) methodology for the embedded cores become
reusable, a standard for embedded core test has been devel-
oped, IEEE 1500 Standard for Embedded Core Test [6]. In
the age of NoC-based SoCs, to test a SoC we must deal with
two main issues: the test of the IP cores that are embedded
in the SoC and the test of the communication networks (i.e.,
the NoC architectures) [7].
Many propositions of NoC architectures for SoCs de-
sign have been presented, such as SoCBUS [8], NOS-
TRUM [9], SPIN [10], HERMES [11], xPIPES [12],
ÆTHEREAL [13], QNOC [14], PROTEO [15], OC-
TAGON [16], but works on testing the NoC architectures
are few. Some works presented in [17,18] reuse the on-chip
communication networks as TAMs to reach into the embed-
ded cores. Test vectors are transported from the test vector
generator to the embedded cores under test and the test re-
sults are transported from the embedded cores under test to
the analyzer via the on-chip networks. The advantages of
this technique are low cost overhead and high bandwidth
TAM for testing of embedded cores. Some other litera-
tures discuss on testing of NoC architectures (i.e., testing
the communication networks) [2, 7], but no solution is pro-
posed. A.M. Amory et al. [19] presents a methodology to
test the synchronous network routers but it remains the test
of internode wires and network interfaces.
In addition, the above NoC propositions solve most of
the SoCs problems but do not cover the problem of multi-
clocks used in SoC designs. In [20], the CEA-LETI has
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proposed an asynchronous NoC (ANoC) architecture that
is used for Global Asynchronous – Local Synchronous
(GALS) platforms. This ANoC architecture, nodes and
their interconnections, is implemented in asynchronous cir-
cuits. It allows using multi-clocks for NoC-based SoCs
design, a different clock for each distinct IP block. With
the same approach, some other works have been proposed
such as CHAIN [21], NEXUS [22], etc. All of these
asynchronous NoC architectures adapt well for GALS plat-
forms. They are the best solutions for the interconnection of
SoCs with different clock domains and design technologies
but they give also a huge difﬁculty for the manufacturing
test because of many feedback loops.
The goal of our work is to develop an innovative method-
ology to test the asynchronous NoC architectures. In this
paper we introduce a modular, generic, scalable and conﬁg-
urable architecture to ease the test of asynchronous NoC ar-
chitectures. This DFT architecture targets the asynchronous
NoC architecture presented in [20]. It is therefore named
ANoC-TEST architecture.
The paper is organized as follows. Section 2 presents
brieﬂy the context and objectives of this work; Section 3 is
a recall of the ANoC architecture, for which we develop a
test method; Section 4 presents an innovative DFT architec-
ture for testing the asynchronous NoC architectures, applied
for the ANoC architecture; Section 5 presents the design
of the proposed architecture; and ﬁnally design results and
conclusions are given in Section 6.
2. How to Test NoC-based Systems-on-Chip
In NoC-based SoCs, we can imagine that the NoC com-
munication architectures look like embedded cores with
many identical sub-cores, nodes and network interfaces
(NIs). Testing a NoC-based SoC for manufacturing defects
can be categorized into two issues: the test of the NoC com-
munication architectures; and the test of the computing re-
sources (i.e., the IPs). Some works in [17, 18] reused the
NoC communication architectures as TAMs to test the IP
cores. However, making sure that the NoC communication
architectures have no defect should be done ﬁrst. If the NoC
communication architectures contain defects, the following
actions can be proposed: elimination of the die, use of a
degraded mode, or replacement of the defective logics by
redundant logics.
To test the NoC communication architectures, a simple
method that the test stimuli are transported on the networks
as communication packets may be used. This method does
not need additional logics but it is insufﬁcient to cover all
possibilities of defects, for example, arbitration faults in
case of concurrent data paths. In addition, when a fault is
detected, we do not know where it is.
3. ANoC: an Asynchronous NoC Architecture
for GALS Systems
The CEA-LETI has proposed a low latency Asyn-
chronous Network-on-Chip (ANoC) architecture in [20].
This ANoC communication architecture is composed
of network nodes, links between nodes, and asyn-
chronous/synchronous NIs between asynchronous nodes
and synchronous resources. The nodes are the basic el-
ements of the network and they usually have ﬁve bi-
directional ports that connect to four neighboring nodes and
the nearest synchronous computing resource via an asyn-
chronous/synchronous NI. The role of nodes is to compute
where to transmit an incoming data, then to arbitrate be-
tween potential concurrent data, and ﬁnally to transmit the
selected data to the selected output. All of these nodes
are implemented in Quasi-Delay Insensitive (QDI) asyn-
chronous logics in order to adapt GALS platforms and allow
to use multi-clocks in different IPs.
4. ANoC–TEST: a Proposition for Testing NoC
Architectures
4.1. Architecture description
Figure 1. ANoC-TEST: a general architecture.
Because NoC architectures may be imagined as em-
bedded cores, some principles of the IEEE 1500 Standard
for Embedded Core Test therefore may be used. A gen-
eral architecture of ANoC-TEST is illustrated in Figure 1.
The ANoC-TEST architecture includes test wrappers that
cover the network nodes, a conﬁguration channel, and a
generator-analyzer-controller (GAC) unit used to generate
test vectors, analyze test results, and control the conﬁgura-
tion channel. Specially, to adapt well to the asynchronous
NoC architectures, the test wrapper is implemented by us-
ing asynchronous cells instead of using classical shift reg-
isters with a clock signal. The communication between
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these cells is realized by handshake signals. Additionally,
the network wires are reused to transport test stimuli and
test results as high bandwidth TAMs. It is why the IEEE-
compliant test wrapper is not used.
With this test architecture, the test vectors generated by
the GAC unit are transported to the nodes-under-test via the
network wires and are loaded to the nodes by the ANoC-
TEST wrappers. In the other side, the test results are with-
drawn by the ANoC-TEST wrappers and transported to the
GAC unit via the network wires for analyzing. All the oper-
ations of ANoC-TEST wrappers are conﬁgured by the con-
ﬁguration channel and the actions of the conﬁguration chan-
nel is operated by a ﬁnite state machine in the GAC unit.
The GAC unit may be implemented on-chip as an IP, or off-
chip as a computer program which communicates with the
ANoC via I/O ports, or an Ethernet port. In the following
subsections we focus on the design of ANoC-TEST wrap-
pers, the most important parts of the ANoC-TEST architec-
ture.
4.2. ANoC-TEST wrapper
Figure 2. Connections between 2 wrappers.
In corresponding to the number of ports of the ANoC
node, the ANoC-TEST wrapper is composed of ﬁve input
stage cells, ﬁve output stage cells, and a local test control
module (TCM). Two asynchronous 5/5 test wrappers and
their communication channels are presented in Figure 2.
The TCMs are serially interconnected to establish a conﬁg-
uration channel in order to control the input/output stages
of the test wrappers. The role of the ANoC-TEST wrapper
is to transport test vectors to the node-under-test in correct
situations and get the test results from the node-under-test
through many operations: updating test vectors (update new
test vectors to the input cell); shifting test vectors (shift the
test vectors to the targeted input cell); loading test vectors
(load the test vectors to the node-under-test); withdrawing
test results (withdraw the test results from the node-under-
test); shifting test results (shift the test results to the tar-
geted output cell); transmitting test results (transmit the test
results to the TAMs); etc. To improve the quality of ser-
vices (QoS), the asynchronous NoC presented in [20] uses
k virtual channels with k levels of priority. All these lev-
els of priority are arbitrated so that only one virtual channel
is established at a time. Obviously, the test wrapper has to
make no change to the values of data and their levels of pri-
ority. The details of ANoC-TEST wrapper are presented as
follows:
Input stages: In test mode, the input stage cell trans-
mits an incoming ﬂit from the network or from the previous
cell to the node-under-test or to the next cell, correspond-
ing to the control signals that derive from TCM module.
The main goal of the input stages is to transmit the test vec-
tor to the node-under-test on correct input ports. If a shift
or a load operation is requested, the incoming test vector
will be stored in an immediate buffer, named “Buff R0”. In
asynchronous design, this buffer is easily realized by com-
munication channels in the input stage cells. Then, the test
vector may be shifted to the next cell or loaded to the node
at the next communication cycle. All “Send” and “Accept”
signals are combined and generated inside this input stage.
The architecture of the input stage for an N -inputs/ out-
puts node and k priority levels is presented in Figure 3,
where the “Buff R0” is just a symbolic view of the imme-
diate buffer.
Figure 3. Input stage of the wrapper.
To reduce test time, a bypass function is usually
favoured. If a bypass operation is required by the TCM
module, the input stage will establish a bypass channel in
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order to transmit directly the incoming test data from the
network to the selected bypass output (depending on the di-
rection we want to realize a bypass).
Output stages: In test mode, the output stage cell trans-
mits an incoming ﬂit from the node-under-test or from the
previous cell to the network or to the next cell, correspond-
ing to the control signals that derive from TCM module.
The main goal of the output stages is to withdraw the test re-
sults from the node-under-test and transport them to the test
result analyzer. If a shift or an export operation is requested,
the incoming test result will be updated in an immediate
buffer, “Buff R0”. As in the input stages, this buffer is real-
ized by communication channels. Then, the test result may
be shifted to the next cell or exported to the output port at
the next communication cycle. All “Send” and “Accept”
signals are combined and generated inside this output stage.
The architecture of the output stage for an N -inputs/ out-
puts node and k priority levels is presented in Figure 4,
where the “Buff R0” is just a symbolic view of the imme-
diate buffer.
Figure 4. Output stage of the wrapper.
If a bypass operation is required, the output stage will se-
lect a bypass channel that is established by the correspond-
ing input stage and the test data from this bypass channel
will be directly transported to the output port.
Test Control Module: The local test control module
(TCM) is composed by a multiplexer and two registers, see
Figure 5, a register is used for building a conﬁguration chan-
nel and the other one is used for updating test instructions.
The instruction bypass is simply realized by a bypass mul-
tiplexer in the TCM module. This multiplexer is controlled
by a ﬂag in the update instruction register, the ﬂag is named
“bypass ﬂag”. If this ﬂag is set, the control data input of the
TCM module will be connected directly to the control data
output. This technique allows to reduce efﬁciently the test
time. If a node is put in test mode and the others are put in
bypass mode, the node-under-test is directly connected to
the GAC unit in both of data and conﬁguration channels.
The update of test instructions is realized by an instruc-
tion update signal from the GAC unit. The “Send” and
“Accept” signals of the control data channel are combined
and generated inside this module by “send–accept” process.
The output control signals, CTRL < i >, are used to de-
cide the operations of the input and output stage cells.
Figure 5. A local Test Control Module (TCM).
4.3. ANoC-TEST Conﬁguration
With the architecture described above, the ANoC-TEST
wrapper is conﬁgured to get test vectors from the network
wires and load them to the node-under-test, then to with-
draw the test results from the node-under-test and transmit
them to the network wires. It may be easily conﬁgured in
the following modes:
Normal Mode: In normal mode (i.e., transparent mode),
the ANoC-TEST wrapper is transparent. The network
nodes operate as if they are not covered by the test wrap-
per. The inputs of the ANoC-TEST wrapper’s input stages
are directly connected to the inputs of the ANoC node and
the outputs of the ANoC node are directly connected to the
outputs of ANoC-TEST wrapper’s output stages.
Test Mode: In test mode, there are two main sub-modes:
testing the node-under-test and testing the surrounding con-
nections. When a test process is enable, the GAC unit es-
tablishes the conﬁguration channel in order to conﬁgure the
nodes in bypass mode or in test mode. Then, the GAC unit
activates the instruction-update operation to put these nodes
in the selected modes.
When nodes-under-test are deﬁned, the conﬁguration
channel and the test data channel are directly connected to
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the wrappers of these nodes. The GAC unit now controls
the test wrappers to transmit the test vectors to the inputs of
the nodes and to withdraw the test results from the outputs
of these nodes by a set of operations as described above:
update, shift, load, withdraw, export, etc. The testing pro-
cess will be stopped when the reset signal is set. To realize
an other test process, the conﬁguration channel must be re-
established. Depending on the test conﬁguration, a node or
more is set under test mode.
Bypass Mode: In order to reduce the test time, the by-
pass mode is developed. This mode allows us to isolate
each node from the others and to do the test of this node
only. The advantages of this mode is not only to reduce test
time, but also to allow us to know exactly where the faulty
node is. In addition, the bypass mode also makes the testing
processes become easier.
5. Design and Veriﬁcation
5.1. Flit-level handshake protocol
The handshake protocol is used to interconnect between
the wrappers and between the wrappers and the nodes to ex-
change a data ﬂit. The ﬂit handshake protocol in our archi-
tecture is deﬁned as the “Send/Accept” protocol, in which
the communication between two wrappers or between a
wrapper and a node is performed via the “Send” and “Ac-
cept” signals, see Figure 6. To establish k virtual chan-
nels in the network, this ﬂit handshake protocol is imple-
mented by k “Send” and k “Accept” signals: send < i >
and accept < i >, where i gets values from 0 to k − 1.
And the sender is allowed to send a new ﬂit on virtual chan-
nel i with send < i >= 1, if and only if, the receiver
indicated accept < i >= 1 at the previous cycle. With
this “Send/Accept” protocol, ﬂit transactions are realized
in many virtual channel with an assurance of free physi-
cal channel. In practice, we have implemented the ANoC-
TEST architecture with k equals 2.
Figure 6. Flit-level “Send/Accept” signaling.
5.2. QDI asynchronous design
To design the ANoC-TEST wrapper, the Quasi-Delay
Insensitive (QDI) asynchronous design style [23] is used.
We have used a 4-phase RTZ protocol signaling for asyn-
chronous channels. To have low power consumption, the
1-of-4 code signaling is used [24].
5.3. Veriﬁcation platform
The ANoC-TEST wrapper has been modeled in Sys-
temC/C++ and validated by using a test bench model that is
illustrated in Figure 7. The role of the GAC unit is to gen-
erate test vectors, to receive the test results, and to control
the operations of all other blocks in the test bench model.
It is also done in SystemC/C++. In fact, the generation of
test vectors and the establishment of conﬁguration channel
are simply realized by reading test data and test conﬁgura-
tion ﬁles. The test results are received and stored in a test
result ﬁle that will be compared with the source test data
ﬁle. In addition, the values of the conﬁguration channels
are re-read and stored in a test result ﬁle in order to allow a
veriﬁcation of conﬁguration operations.
Figure 7. A test-bench with 4 test wrappers.
6. Results and Conclusion
The design of the proposed architecture is generic and
can be adapted to the number of virtual channels required by
the ANoC. The modularity of the ANoC-TEST is expressed
through the independence of the test wrappers and theirs im-
plementation in asynchronous logic. In addition, this archi-
tecture may be easily conﬁgured to test many nodes at the
same time, in parallel. In this case, thanks to the identity of
the network nodes, the test vectors are simultaneously ap-
plied in parallel and the test responses can be compared to
each other. The test of NIs and the test of IPs can be ef-
ﬁciently realized by conﬁguring the test wrappers to have
bypasses to the IP-under-test.
In term of reuse, the network wires are reused as high
bandwidth TAMs and the test vectors can be reused for all
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nodes. The reuse of network wires allows to reduce the sur-
face and to avoid the wiring congestion in layout process.
In test mode, the maximum TAM throughput of each test
path is about 1 Gbytes/s for an average communication de-
lay corresponding to an equivalent frequency of 250 MHz
and 32-bits width.
The proposed architecture is scalable and can be ex-
panded to accommodate to the size of the ANoC by adding
the test wrappers in corresponding to the number of the net-
work nodes, while the test time and test data volume in-
crease little thanks to the possibility of test in parallel and
high throughput TAMs.
The ANoC-TEST wrapper architecture is modeled and
validated in a SystemC/C++ environment that corresponds
to the behaviours of asynchronous circuits. The surface cost
of this wrapper is evaluated at about 8000 gates. It is incon-
siderable compared to the surface cost of our test target, an
asynchronous NoC with 20 nodes, 23 IPs, and a total sur-
face of 4.5 Mgates without memories.
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